Integrated Logic Analyzer IP Core Usage


Please sign in to view the rest of this entry.

Integrated Logic Analyzer IP Core Usage
Integrated Logic Analyzer IP Core UsageWhen designing a digital system on an FPGA, we may need to observe internal signals of the design. Vivado offers a way to achieve this by integrated logic analyzer (ILA) IP core usage. This core acts as an actual logic analyzer for monitoring signals in the FPGA. Since this is a very important topic for actual digital system realization, we focus on it in this section. We pick a simple Verilog project on the Basys3 board to show how ILA can be used. For more information on this issue, please see [55, 56].Let's take an example project to blink the rightmost LED on the Basys3 board every second. We provide the Ve…
Citation
Cem √únsalan, Ph.D.; Bora Tar, Ph.D.: Digital System Design with FPGA: Implementation Using Verilog and VHDL. Integrated Logic Analyzer IP Core Usage, Chapter (McGraw-Hill Professional, 2017), AccessEngineering Export